A Pseudo-2-D-Analytical Model of Dual Material
Gate All-Around Nanowire Tunneling FET I. INTRODUCTION S TUDIES on novel device structures for very large scale integration applications are being done extensively these days to provide alternatives to conventional CMOS transistors. This is because MOSFETs scaled to lengths below 100-nm face several problems with regard to leakage currents in the OFF-state, subthreshold swing (SS), drain-induced barrier lowering (DIBL) and numerous other short channel effects (SCE). An attractive alternative is tunneling field-effect transistor (TFET) [1] - [6] , which has SS below 60 mV/decade, low OFF-state leakage currents, and diminished SCE. However, since the source of carriers is band-to-band tunneling, TFETs have a low ON-state current I ON [3] and it does not meet ITRS requirements [7] - [9] . Also, a gate all-around (GAA) structure provides an improved SS and a solution to SCE and DIBL [10] - [12] because of the better electrostatic control over the channel.
Furthermore, a higher I ON per unit device area is achieved due to the device geometry [13] - [15] . However, the problems of delayed saturation, low I ON and leakage currents remain in a GAA structure. Thus, to optimize the GAA structure, a dual material gate (DMG) structure is proposed in [16] . A DMG GAA nanowire TFET (Fig. 1 ) has a tunneling gate with a work function lower than that of the auxiliary gate for an n-channel TFET and vice versa for a p-channel TFET. The DMG GAA nanowire TFET will provide a higher I ON due to the increased tunneling by a metal of lower work function. It will have a lower OFF-state current (I OFF ) because of the presence of a minimum in the surface potential and a negative electric field in the channel. Thus, we will get a better I ON /I OFF ratio and a better SS [3] , [15] , [16] . Thus, a DMG GAA nanowire TFET provides a higher I ON with reduced SCEs and better switching characteristics as compared with a planar TFET. The DMG structure has been explored extensively in [17] - [20] . Although, TFETs using other materials are being studied, there is a great interest in silicon TFETs with improved I ON because of their suitability in silicon-based CMOS technology.
The DMG GAA nanowire TFET has been studied in [15] using numerical simulations but a compact model for drain current characteristics is needed for a better understanding of the working of the device. Several models have been developed for conventional TFETs [21] - [26] but a model for DMG GAA TFET is yet to be developed. The objective of this paper is, therefore, to develop a pseudo-2-D-analytical model for the DMG GAA nanowire TFET using the approaches in [27] and [28] .
In this paper, we begin with the modeling of the surface potential along the channel using a pseudo-2-D model [27] for solving the Poisson equation in the silicon channel. We then find the average electric field in the tunneling region and derive the drain current using Kane's model [29] . To begin with, we develop a model considering equal lengths of tunneling and auxiliary gates but we later extend our model to a more general case where the tunneling gate length is much smaller than the auxiliary gate length as suggested in [16] for optimal results. The accuracy of our models is validated by comparing the results given by our models with 3-D numerical simulations [30] . The tunneling parameters for the simulations are calibrated by accurately reproducing experimental results in [28, Fig. 6(a) ].
II. MODEL DERIVATION
The schematic view of the p-channel DMG GAA nanowire TFET structure is shown in Fig. 1 . The length of the channel 0018-9383 © 2014 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. is 200 nm and the length of the source and drain regions is 50 nm. The channel doping N S = 10 15 /cm 3 and the source and drain dopings are 10 21 /cm 3 . The radius of the nanowire (T Si ) is 10 nm and the oxide thickness (T ox ) is 2 nm. The gate, which surrounds the entire channel is split into two parts: tunneling gate at the source side with a work function tunnel = 4.8 eV and an auxiliary gate at the drain side with aux = 4.4 eV as suggested in [16] for optimal results. As a general case we begin with equal lengths of both the gates, i.e., tunneling gate length L t = 100 nm and auxiliary gate length L a = 100 nm and later extend it for a tunneling gate of shorter length, i.e., L t = 20 and L a = 180 nm as suggested by [16] for optimal results. Fig. 2 shows the simulated band diagram and the surface potential of the device along the z direction. As the current in a TFET is low, it can be observed that the potential drop along the channel is extremely small in the regions shown by the solid arrows in the figure and can be assumed to be constant [28] . Hence it can be inferred that the channel is not depleted in these regions. In Fig. 3 , the surface potential of a DMG GAA nanowire TFET has been compared with that of two SMG GAA nanowire TFETs with gate work functions SMG = 4.4 and 4.8 eV. As can be observed here in a DMG GAA nanowire TFET the two nondepleted regions in the channel, one under each gate, has a potential equal to that in an SMG GAA nanowire TFET of the corresponding gate work function. The values of these constant potential regions under the tunneling and the auxiliary gates are denoted as ψ Ct and ψ Ca , respectively.
In the channel TFETs behave like regular MOSFETs apart from the tunneling region at the source end. This is because the mechanism of channel formation and charge transport is the same in both TFETs and MOSFETs. Therefore the value of ψ Ct is given by where ψ Bt is the channel's built-in potential under the tunneling gate due to the band bending caused by the gate voltage, and V tha is the threshold voltage of a MOSFET with a gate work function = aux . The expression for (2) will be different for a DMG GAA nanowire TFET with aux > tunnel . In this case, V tha would be replaced by V tht , which is the threshold voltage for a MOSFET with a gate work function = tunnel . This happens because for a pTFET when aux < tunnel then |V tha | > |V tht |V tha and hence, with increasing V D saturation happens in the auxiliary channel first and the entire channel potential gets saturated. Whereas, when aux > tunnel , the channel under the tunneling gate gets saturated first and the auxiliary channel potential is dependent on the drain voltage until it gets saturated. The value of ψ Ca is given by
where ψ Ba is the channel's built-in potential under the auxiliary gate due to the band bending caused by the gate voltage. Also
where V bi is the built-in potential of the source-body junction and V S is at ground potential. The channel has four depletion regions, R1-R4 in saturation as shown in Fig. 2 and only R1-R3 in linear region. Depletion region R4 need not be considered for drain current calculations, since surface potential near source region is only needed. The surface potential in these regions can be modeled by solving the 2-D Poisson equation in cylindrical coordinates as given by
Fig . 4 shows the potential profile along the r -direction of a cross section of the DMG GAA nanowire TFET. The shape of this profile can be approximated by a second order polynomial [27] This polynomial has to satisfy the following three boundary conditions as can be observed in Fig. 4 . The potential ψ at r = T Si equals the surface potential ψ S
Electric field at r = 0 is equal to zero
Electric displacement field at r = T Si is equal across the silicon and oxide boundary
where ψ G is the electrostatic potential of the gate and is equal to V G − V FB (V FB is the flat-band voltage for the tunneling gate) and C ox is oxide capacitance per unit area at r = T Si , given by
By applying these boundary conditions to (8), we get
Using (8) in (7), the surface potential can be written as
which gives the following general form solution for the surface potential in regions R1, R2, and R3:
where C i and D i are the unknown coefficients, L i is the length of region R i , N i is the background negative charge concentration of region R i , ψ Gi is the electrostatic potential gate over region R i , and L d is the characteristic length. In region R1, (17) has to satisfy the following boundary conditions (defining z = 0 at source-channel boundary).
1) Surface potential at source is equal to V bi
2) ψ s1 at the boundary of region R1 is equal to ψ Ct
3) Electric field at the boundary of region R1 is equal to zero
From (20) and (21), we get the following expression for ψ s1 :
where L 1 is the length of R1 and can be evaluated by using (19) . Let us now model the surface potential in regions R2 and R3. One important thing to note here is that the value of N i will be different for R2 and R3. The channel at the boundary between R2 and R3 behaves like a p + -p junction and hence there will be complete depletion in R2 but the mobile charges of the channel which were earlier in region R2 will now move into region R3. We assume this charge in region R3 to be n per cm 3 . Hence N i in R2 will be the body doping N S and in R3, it will be N S + n. There will be two equations like (17) one each for regions R2 and R3. We will have six unknown parameters (C 2 , D 2 , L 2, C 3 , D 3 , and L 3 ) which can be determined by the following boundary conditions assuming that z = 0 is the junction of the two gates.
1) The value of ψ S at z = −L 2 is equal to ψ Ct and at z = L 3 is equal to ψ Ca
2) The electric field at z = −L 2 and at z = L 3 s zero
3) The surface potential is continuous at z = 0
4) The electric field is continuous at z = 0
From (23) and (25), we get
From (24) and (26), we get
From (27), we get
From (28), we get
The value of n in region R3 can be calculated by adding the following condition in our model, which comes from the conservation of charge across the p + -p junction at the boundary of the tunneling gate and the auxiliary gate
where n ch2 is the channel inversion charge concentration under the tunneling gate. Simultaneously solving (31)- (33) gives us the values of L 2 , L 3 , and n. These equations have to be solved numerically as they contain nonlinear expressions. Since after the onset of strong inversion the channel charge does not vary greatly and L 2 and L 3 are of the same order, we can simplify our model by assuming n to be constant. As the inversion charge in strong inversion mostly remains constant with the applied V GS , we can assume n to be fixed at 10 19 /cm 3 as n ch2 is typically 10 19 /cm 3 in strong inversion. Now we only need to solve (31) and (32) and find L 2 and L 3 .
As shown in Fig. 2 , in region R1, the slope of the surface potential decreases along the channel length and hence the shortest tunneling length L T must lie between the source and the point where the potential falls by E G /q and can be written as [28] 
Using L T , the average electric field along the tunneling path F avg can be calculated as
Substituting F avg into the Kane's model for bandtoband tunneling [29] , we get the expression for the drain current as
[23]- [26] , [28] , where A K and B K are material dependent tunnelling parameters, which depend on E G and the effective mass of the carriers. The units of A K and B K are A-m/V 2 and V/m, respectively, and have to be extracted experimentally [28] . The term A K × L T incorporates the tunneling volume. Here, we have included the change in tunneling volume with V GS by taking the tunneling volume to be proportional to L T . The other dimensions of the tunneling volume will be constant for a given radius of the nanowire and are part of A K . The parameter B K is the exponential factor from the Kane's model for band-to-band tunneling and it governs the calculated values of I D [28] . In Kane's model [29] , the expression for generation rate of the carriers in the tunneling region is given. This generation rate has to be integrated over the entire tunneling volume for calculating the total drain current as has been done in many of the TFET models [21] , [24] - [26] . In our work, for simplicity, the generation rate is assumed to be constant over the entire tunneling region and hence the integration simplifies to multiplying the generation rate with tunneling volume as suggested in [28] . However, in [28] , the tunneling volume is assumed to be constant for all the bias conditions and is incorporated as a part of factor A K . In our model, we have modified this approach and have incorporated the change in tunneling volume with the applied gate voltage by assuming the tunneling volume to be proportional to L T and hence we get the factor A K × L T . Therefore, the parameter A K in our work and in [28] have different mathematical units.
Most of the studies on DMG TFETs to date [15] , [16] suggest that L t should be much smaller than L a . The study in [16] suggests that for a device of length 50 nm the optimal L t = 20 nm. Therefore, let us extend our model for a more general case, where L t is much smaller than L a . In such a case, the entire length of the channel under the tunneling gate may be depleted, i.e., regions R1 and R2 merge into each other. This will happen more so at low values of gate voltages, where L 1 and L 2 are larger. In a structure, where L t is small typically below 20 nm, we will first solve (22)
If it is true then we modify our surface potential models. Now, we have only two depletion regions: R1 which is the entire region under the tunneling gate and R3 which is the same as earlier. We will now have two equations like (17) and six unknowns (C 1 , D 1 , L 1, C 3 , D 3 and L 3 ). We will again use six boundary conditions as earlier defining z = 0 as the junction of the two gates
The tunneling gate length L t is the length of region R1 now and not L 1 . Since regions R1 and R2 have merged, we will get a point of minimum in the surface potential at z = −L 1 . Thus, the condition given by (23) will be different now and the value of ψ s1 at z = −L t will be V bi
The other five boundary conditions given by (24)- (28) remain the same but the variables and constants of region R2 are replaced by those of region R1 (i.e., ψ s2 will become ψ s1 , and so on). Solving as done earlier, we get the following:
Simultaneously solving (40)- (42) gives us L 1 , L 3 , and C 1 .
The drain current I D is then calculated using (34)-(37).
III. MODEL RESULTS
The proposed models of DMG GAA nanowire TFET are verified against 3-D numerical simulations [30] . In our simulations, we have used the models for concentrationdependent mobility, electric field-dependent mobility, Shockley-read-Hall recombination, auger recombination, bandgap narrowing, and Kane's band-to-band tunneling. The parameters for Kane's band-to-band tunneling in Silvaco Atlas, A Kane (= 4 × 10 19 eV 1/2 /cm-s-V 2 ) and B Kane (= 41 MV/cm-eV 3/2 ) [30] are extracted by reproducing the experimental results given in Fig. 6(a) of [28] , as shown in Fig. 5 . With these tunneling parameters, we simulate the device structure, as shown in Fig. 1 and compare the simulation results with those predicted by our models. Fig. 6 shows the surface potential along the channel given by the model equations (22) Fig. 7 , it may appear unreasonable to have a lower drain current at a higher absolute drain voltage. However, this is due to the fact that our model is accurate only for gate voltages above threshold. This is because our model takes the shortest tunneling length and uses it over the entire tunneling volume. For gate voltages above the threshold, the shortest tunneling length being small dominates the tunneling current. However, for gate voltages in the subthreshold region, the shortest tunneling length is large and is not able dominate the tunneling current. Hence, in the subthreshold region, using a constant tunneling length over the entire tunneling volume gives us inaccurate results. To model the drain current more accurately in the subthreshold region, a numerical approach has to be taken, which integrates the tunneling current over all the 1-D tunneling lengths. Our approach to find the tunneling current is analytical and hence inaccurate in the subthreshold region. Fig. 8 shows the I DS -V DS characteristic given by the models (34)-(37) for different values of V GS and 
IV. CONCLUSION
In this paper, we have developed a pseudo-2-D-analytical model for the drain current and surface potential of a DMG GAA nanowire TFET. The accuracy of our model has been tested against results obtained from 3-D numerical simulations calibrated with experimental results. Our model can be used for a better understanding of the DMG GAA nanowire TFET and also for circuit design. It may be pointed out that our model results in the OFF-state and the subthreshold region do not match with the simulations. Therefore, further work needs to be done by considering nonlocal tunneling to refine the models in the low current regime. Also, the models developed in this paper are for a long channel device and can be used as long as all the depletion regions (i.e., regions R1-R4) do not merge into each other. For a highly scaled down TFET, if these depletion regions merge with each other, a fully depleted channel approach [31] needs to be used to develop a suitable model.
